Line 36: | Line 36: | ||
− | <li><a href="https://2021.igem.org/Team:GreatBay_SCIE/Design">Design</a></li> | + | <li><a href="https://2021.igem.org/Team:GreatBay_SCIE/Design">Design</a></li> |
− | + | <li><a href="https://2021.igem.org/Team:GreatBay_SCIE/Proof_Of_Concept">Proof of Concept</a></li> | |
− | + | <li><a href="https://2021.igem.org/Team:GreatBay_SCIE/Results">Results</a></li> | |
− | <li><a href="https://2021.igem.org/Team:GreatBay_SCIE/Parts">Parts</a></li> | + | <li><a href="https://2021.igem.org/Team:GreatBay_SCIE/Engineering">Engineering</a></li> |
+ | <li><a href="https://2021.igem.org/Team:GreatBay_SCIE/Parts">Parts</a></li> | ||
<li><a href="https://2021.igem.org/Team:GreatBay_SCIE/Implementation">Implementation</a></li> | <li><a href="https://2021.igem.org/Team:GreatBay_SCIE/Implementation">Implementation</a></li> | ||
<li><a href="https://2021.igem.org/Team:GreatBay_SCIE/Contribution">Contribution</a></li> | <li><a href="https://2021.igem.org/Team:GreatBay_SCIE/Contribution">Contribution</a></li> |
Revision as of 09:59, 18 October 2021